

FORMING STEP OF AMORPHOUS SEMICONDUCTOR FILM




FIG. 1 (A)

CRYSTALLIZATION STEP




FIG. 1 (B)

FORMING STEP OF MASK LAYER




FIG. 1 (C)

108

106

107

CHANNEL DOPING STEP









FIG. 1 (D)





FORMING STEP OF SECOND CONDUCTIVE LAYER




FIG. 4 (A)

FORMING STEP OF GATE WIRING




FIG. 4 (B)

FORMING STEP OF INTERLAYER INSULATING FILM/FORMING STEP OF CONTACT HOLE/FORMING STEP OF WIRING




FIG. 4 (C)

FORMING STEP OF RESIN FILM/FORMING STEP OF CONTACT HOLE/FORMING STEP OF PIXEL ELECTRODE




FIG. 5

FIG. 6(A)




FIG. 6(B)




FIG. 6(C)




FIG. 7(A)




FIG. 7(B)




FIG. 7(C)




FIG. 8(A)




FIG. 8(B)




FIG. 8(C)




FIG. 9(A)




FIG. 9(B)





FIG. 9(C)






FIG. 10




FIG. 11




FIG. 12

101 : SUBSTRATE  
 306 : PIXEL PORTION  
 302, 303 : INPUT WIRINGS  
 304 : SCANNING SIGNAL DRIVING CIRCUIT  
 305 : IMAGE SIGNAL DRIVING CIRCUIT  
 731 : FPC  
 732, 733 : IC CHIP  
 734 : external I/O terminal  
  
 204 : PIXEL TFT  
 148 : GATE WIRINGS  
 154 : SOURCE WIRINGS  
 161 : PIXEL ELECTRODE  
 205 : STORAGE CAPACITOR  
  
 602 : OPPOSING SUBSTRATE




FIG. 13




FIG. 14




FIG. 15(A)




FIG. 15(B)







FIG. 15(C)






FIG. 17(A)




FIG. 17(D)




FIG. 17(B)




FIG. 17(E)




FIG. 17(C)




FIG. 17(F)




FIG. 18




FIG. 19(A)




FIG. 19(B)




FIG. 20(A)




FIG. 20(B)






FIG. 21



- 11: PIXEL PORTION
- 12: X DIRECTION PERIPHERAL DRIVER CIRCUIT
- 13: Y DIRECTION PERIPHERAL DRIVER CIRCUIT
- 14: SWITCHING TFT
- 15: STORAGE CAPACITOR
- 16: CURRENT CONTROLLING TFT
- 17: ORGANIC EL ELEMENT
- 18A, 18B: X-DIRECTION SIGNAL LINES
- 19A, 19B: POWER SUPPLY LINES
- 20A, 20B, 20C: Y-DIRECTION SIGNAL LINES

FIG. 22



2201: MAIN BODY  
2205: DISPLAY SECTION

FIG. 23(B)




FIG. 23(C)

FIG. 23(D)

2402: DISPLAY SECTION 2401: MAIN BODY




FIG. 23(E)




FIG. 23(F)





FIG. 24(C) PROJECTION DEVICE (THREE-PLATE STYLE)




FIG. 24(D) OPTICAL LIGHT SOURCE SYSTEM










FIG. 25








FIG. 28(A) TENSILE STRESS




FIG. 28(B) COMPRESSIVE STRESS

THE NUMBER OF CONTACT HOLE: 50  
CONTACT SURFACE AREA:  $20 \times 21 \mu\text{m}$




FIG. 29





FIG.31




FIG. 32